Project

General

Profile

新建 #250 » a133_faild_2024-03-06_17_40_24.log

余 顺, 03/06/2024 08:10 AM

 
??[BEGIN] 2024/3/6 17:40:43
[39]HELLO! BOOT0 is starting!
[42]BOOT0 commit : c3bc4136a6
[45]set pll start
[47]periph0 has been enabled
[50]set pll end
[51]PL gpio voltage : 1.8V
[54][pmu]: bus read error
[57]unknow PMU
[58][pmu]: bus read error
[61]PMU: AXP2202
[64][pmu]: bus read error
[67][pmu]: bus read error
[75]vaild para:1 select dram para0
[78]board init ok, set sys_vol to 950mv!
[102]DRAM BOOT DRIVE INFO: V0.697
[106]the chip id is 0x1400
[108]the chip id is 0x1400
[111]the chip id is 0x1400
[113]the chip id is 0x1400
[116]the chip id is 0x1400
[119]chip id check OK
[121]DRAM_VCC set to 1100 mv
[124]DRAM CLK =792 MHZ
[126]DRAM Type =8 (3:DDR3,4:DDR4,6:LPDDR2,7:LPDDR3,8:LPDDR4)
[138]DRAM SIZE =4096 MBytes, para1 = 310a, para2 = 10001000, tpr13 = 80007521
[150]DRAM simple test OK.
[152]dram size =4096
[154]chipid = 53801400
[156]nsi init ok 2020-4-7
[160]card no is 2
[162]sdcard 2 line count 8
[164][mmc]: mmc driver ver 2020-05-25 09:40-202007019516
[176][mmc]: Wrong media type 0x0
[179][mmc]: ***Try SD card 2***
[183][mmc]: mmc 2 cmd 8 timeout, err 100
[187][mmc]: mmc 2 cmd 8 err 100
[190][mmc]: mmc 2 send if cond failed
[194][mmc]: mmc 2 cmd 55 timeout, err 100
[198][mmc]: mmc 2 cmd 55 err 100
[201][mmc]: mmc 2 send app cmd failed
[205][mmc]: ***Try MMC card 2***
[229][mmc]: RMCA OK!
[231][mmc]: bias 4
[233][mmc]: mmc 2 bias 4
[237][mmc]: MMC 5.1
[239][mmc]: HSSDR52/SDR25 8 bit
[242][mmc]: 50000000 Hz
[244][mmc]: 29662 MB
[246][mmc]: ***SD/MMC 2 init OK!!!***
[307]Loading boot-pkg Succeed(index=0).
[311]Entry_name = u-boot
[318]Entry_name = monitor
[322]Entry_name = scp
[326]set arisc reset to assert state
[334]set arisc reset to de-assert state
[338]Entry_name = dtb
[342]tunning data addr:0x4a0003e8
[345]Jump to second Boot.
NOTICE: BL3-1: v1.0(debug):0f6655c
NOTICE: BL3-1: Built : 15:24:20, 2022-07-05
NOTICE: BL3-1 commit: 8
NOTICE: hardware error1
PANIC in EL3 at x30 = 0x00000000480002b4
x0 = 0x0000000000000001
x1 = 0x0000000005000000
x2 = 0x0000000000000060
x3 0x0000000000000000
x4 = 0x000000004800f930
x5 = 0x000000004800f950
x6 = 0x0000000048033bd0
x7 = 0x0000000048100000
x8 = 0x3ffff7ff00000000
x9 = 0x0000000048000168
x10 = 0x0000000048007264
x11 = 0xfdbffff600000000
x12 = 0xffffffff00000000
x13 = 0xfffff7fffddfffbf
x14 = 0xffff9fbfdfffffeb
x15 = 0xfffbffafdf7fffff
x16 = 0x7ff7fff7fffffffb
x17 = 0xddfbffff00021400
x18 = 0xffffffff000274cd
x19 = 0x000000004800e272
x20 = 0x0000000048000000
x21 = 0x000000000000000a
x22 = 0xfdffffffffffffff
x23 = 0xffffbdffefffffdf
x24 = 0xff7ffffeffffffff
x25 = 0xffffffffffffffef
x26 = 0xfffffffffff7fbff
x27 = 0xefff7fffffffdffd
x28 = 0xffffdfffbffffff6
x29 = 0x0000000048011710
scr_el3 = 0x0000000000000030
sctlr_el3 = 0x0000000000cd183f
cptr_el3 = 0x0000000000000000
tcr_el3 = 0x000000008081351f
daif = 0x00000000000002c0
mair_el3 = 0x00000000000004ff
spsr_el3 = 0x00000000000001cd
elr_el3 = 0xff7fffffff7fedff
ttbr0_el3 = 0x00000000480336c0
esr_el3 = 0x00000000ffffffff
far_el3 = 0xffffdffd7effffff
spsr_el1 = 0x00000000000001cd
elr_el1 = 0xfdfd9edfff97fbff
spsr_abt = 0x00000000fe17ff3f
spsr_und = 0x00000000fa1fffcf
spsr_irq = 0x00000000fe1fff7f
spsr_fiq = 0x00000000fa1fffff
sctlr_el1 = 0x0000000000c50838
actlr_el1 = 0x0000000000000000
cpacr_el1 = 0x0000000000000000
csselr_el1 = 0x0000000000000000
sp_el1 = 0xdfddffffbfffdf7f
esr_el1 = 0x00000000fdffffff
ttbr0_el1 = 0xfbe2049ca0290010
ttbr1_el1 = 0x7ff82c4194018200
mair_el1 = 0x44e048e000098aa4
amair_el1 = 0x0000000000000000
tcr_el1 = 0x0000000000000000
tpidr_el1 = 0xfdffffffb2f0cccc
tpidr_el0 = 0xdfffffffb6f8144b
tpidrro_el0 = 0xeffbfffff6e00c49
dacr32_el2 = 0x000000003ef10c49
ifsr32_el2 0x0000000000001633
par_el1 = 0x9f000000450c8800
mpidr_el1 = 0x0000000080000000
afsr0_el1 = 0x0000000000000000
afsr1_el1 = 0x0000000000000000
contextidr_el1 = 0x0000000000000000
vbar_el1 = 0x0000000000000000
cntp_ctl_el0 = 0x0000000000000002
cntp_cval_el0 = 0xfffffffe7fffbfbe
cntv_ctl_el0 = 0x0000000000000002
cntv_cval_el0 = 0xffffffff77ffeebe
cntkctl_el1 = 0x0000000000000000
fpexc32_el2 = 0x0000000000000700
sp_el0 = 0x0000000048011710
cpuectlr_el1 = 0x0000000000000040
[END] 2024/3/6 17:40:53
(2-2/4)